and Maria Michael

Lunch

12:30-14:00

October 1, 2014		14:00-15:20 Session 3: Security and Fault Tolerance			October 2, 2014			
Time		Event Description		Session	n Chair: Prashant Joshi	Time		Event Description
08:00-9:00		Registration			Protecting Cryptographic Hardware against Malicious Attacks by Nonlinear Robust codes	08:00-9:00		Registration
09:00-09:15	Conference Opening S. Hamdioui, M.Ottavi General Chairs S. Kundu, S. Pontarelli Program Chairs			O3.1	Raghavan Kumar, Osnat Keren and Ilia Polian CSST: Preventing Distribution of Unlicensed and Rejected ICs by Untrusted Foundry and Assembly	09:00-10:00	Keynote Talk Neeraj Suri, TU Darmstadt Darmstadt Quo Vadis Diagnosis: A Systems View	
09:15-10:00	Josep Torrellas, Univ. of Illinois Urbana-Champaign Tackling Parameter Variation from an Architectural Perspective					10:00-10:20		Coffee Break
						10:20-11:20	Session 5: System on Chip Session Chair: Cristiana Bolchini, Politecnico Milano	
10:20-11:20 10:20-11:20	Sessio	Coffee Break Session 1: Memories n Chair: Cecilia Metra, University of Bologna		03.3	Reusing DfT Infrastructure For Online Security Monitoring of Systems-on-Chip Jerry Backer, David Hély and Ramesh Karri		05.1	TSV-to-TSV Inductive Coupling-Aware Coding Scheme for 3D Network-on-Chip Ashkan Eghbal, Pooria Yaghini, Siavash S. Yazdi and Nader Bagherzadeh
	01.1	Triggering Trojans in SRAM Circuits with X- Propagation Senwen Kan and Jennifer Dworak Characterization of Data Retention Faults in	15:20 45:50	03.4	Security Methods in Fault Tolerant Modified Line Graph based Prashant Joshi and Said Hamdioui		05.2	Rescuing Healthy Cores Against Disabled Routers Masoumeh Ebrahimi, Wang Junshi, Letian Huang, Masoud Daneshtalab and Axel
	01.2	DRAM Devices Angelo Bacchini, Marco Rovatti, Gianluca Furano and Marco Ottavi	15:20-15:50 15:50-17:30	Session	Session 4: Emerging technologies n Chair: Glenn Chapman, Simon Fraser Univ.		01.3	A Non-minimal Turn Model for Fault Tolerant and Highly Adaptive Routing in 2D NoCs Manoj Kumar, Vijay Laxmi, Manoj Gaur,
	01.3	Characterizing Soft Error Vulnerability of Cache Coherence Protocols for Chip- Multiprocessors Chuanlei Zheng and Shuai Wang		04.1	A System-level Scheme for Resistance Drift Tolerance of a Multilevel Phase Change Memory Fabrizio Lombardi, Jie Han and Pilin Junsangsri	11:20-11:30		Masoud Daneshtalab, Masoumeh Ebrahimi and Mark Zwolinski Short break
11:20-11:30 11:30-12:30	Sessio	Session 2: Self Testing n Chair: Maria Michael, University of Cyprus		04.2	Designs and Analysis of Non-Volatile Memory Cells for Single Event Upset (SEU) Tolerance	11:30-12:30	Session	Session 6: Sensors Chair: Fabrizio Lombardi, Northeastern Univ. Performance Sensor for Tolerance and
	02.1	Power Droop Reduction During Logic BIST of Sequential ICs with Launch-On-Shift Scan Martin Omana, Daniele Rossi, Edda Beniamno, Cecilia Metra, Chandra Tirumurti			Reliability Estimation at Block-Level Granularity of Spin-Transfer-Torque MRAMs		06.1	Predictive Detection of Delay-Faults Jorge Semião, André Romão, David Saraiva, Carlos Leong, Marcelino Santos, Isabel Teixeira and Paulo Teixeira
		and Rajesh Galivanche Diagnostic Self-Test for Dynamically Scheduled Superscalar Processors based on Reconfiguration Techniques for Handling		04.3	Marco Indaco, Elena Vatajelu, Stefano Di Carlo, Paolo Prinetto, Rosa Rodriguez- Montanes and Joan Figueras Oxide based Resistive RAM: ON/OFF		06.2	Improved Correction Algorithm for Hot Pixels in Digital Imagers Glenn Chapman, Rohit Thomas, Rahul Thomas, Israel Koren and Zahava Koren
	02.2	Hard Faults Mario Schölzel, Tobias Koal and Heinrich T. Vierhaus		04.4	Resistance Analysis versus Circuit Variability Hassen Aziza, Haithem Ayari, Santhosh Onkaraiah, Mathieu Moreau, Jean-Michel Portal and Marc Bocquet		06.3	Diagnosis of segment delay defects with current sensing Wisam Aljubouri, Ahish Somashekar, Themistoklis Haniotakis and Spyros
	02.3	Exploration of System Availability During Software-Based Self-Testing in Many-core Systems under Test Latency Constraints Michael Skitsas, Chrysostomos Nicopoulos		04.5	Using Memristor State Change Behavior to Identify Faults in Photovoltaic Arrays Jimson Mathew, Yuanfan Yang, Marco Ottavi			Tragoudas

and Dhiraj K Pradhan

Lunch

14:00-15:20

Session 7: Analysis and Synthesis of resilient systems Session Chair: Spyros Tragoudas, Southern III. Univ.

> A Scheduling Algorithm in Datapath Synthesis for Long Duration Transient Fault

O7.1 Tsuyoshi Iwagaki, Tatsuya Nakaso, Ryoko
Ohkubo, Hideyuki Ichihara and Tomoo Inoue

Artificial Intelligence Based Task Mapping and Pipelined Scheduling for Checkpointing on Real Time Systems with Imperfect Fault

O7.2 Detection
Anup Das, Akash Kumar and Bharadwaj
Veeravalli

A Probabilistic Analysis of Resilient Reconfigurable Designs

O7.3 Alirad Malek, Stavros Tzilis, Danish Anis Khan, Ioannis Sourdis, Georgios Smaragdos and Christos Strydis

Domino Effect Protection on Dataflow Error

O7.4 Detection and Recovery

Tiago A. O. Alves, Leandro A. J. Marzulo,

Sandip Kundu and Felipe M. G. França

15:20-15:50

Coffee Break & Poster Session II

15:50-17:30

Session 8: Fault tolerance in FPGA devices

Session Chair: Bill Eklow, Cisco Systems.

Decreasing FIT with Diverse Triple Modular Redundancy in SRAM-based FPGAs

O8.1 Lucas Antunes Tambara, Fernanda
Kastensmidt, Paolo Rech and Christopher
Frost

A Fault Injection Methodology and Infrastructure for Fast Single Event Upsets

O8.2 Emulation on Xilinx SRAM-based FPGAs
Stefano Di Carlo, Paolo Prinetto, Daniele
Rolfo and Pascal Trotta
A Fault Injection Methodology and Design
and implementation of a Self-Healing

O8.3 Processor on SRAM-based FPGAs
Alexandros Vavousis, Mihalis Psarakis,
Cristiana Bolchini and Antonio Miele
Aging Analysis for Recycled FPGA Detection

O8.4 Halit Dogan, Domenic Forte and Mark
Tehranipoor

Analytic Reliability Evaluation for Faulttolerant Circuit Structures on FPGAs

08.5 *Jahanzeb Anwer and Marco Platzner*

Program of the

17th IEEE Symposium on Defect and
Fault Tolerance in VLSI and
Nanotechnology Systems

DFT | Amsterdam

OCT. 1-3, 2014

http://www.dfts.org

Sponsored by

