

# IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems

October 12-14, 2015, University of Massachusetts Amherst, USA

## General co-Chairs

### Sandip Kundu

University of Massachusetts-Amherst, US  
kundu@ecs.umass.edu

### Salvatore Pontarelli

CNIT, IT  
pontarelli@ing.uniroma2.it

## Program co-Chairs

### Omer Khan

University of Connecticut, US  
omer.khan@engr.uconn.edu

### Maria K. Michael

University of Cyprus, CY  
mmichael@ucy.ac.cy

## Industrial Liasons Chair

### Prashant Joshi

Cadence, US

## Publication Chair

### Qiaoyan Yu

University of New Hampshire, US

## Publicity Chair

### Antonio Miele

Politecnico di Milano, IT

## Technical Program Committee

L. Anghel, TIMA, FR  
C. Bolchini, Politecnico di Milano, IT  
G. Chapman, Simon Fraser University, US  
Y. Choi, Hongik University, KR  
R. Cideciyan, IBM, CH  
A. Daniel, Intel Corporation, US  
S. Das, ARM, UK  
L. Dilillo, LIRMM, FR  
J. Dworak, Southern Methodist University, US  
M. Ebrahimi, KTH Royal Inst. Technology, SE  
B. Eklow, CISCO, US  
O. Ergin, TOBB University, TR  
A. Evans, IROC Technologies, FR  
M. Fukushi, Yamaguchi University, JP  
D. Gizopoulos, University of Athens, GR  
J. Han, University of Alberta, CA  
C. Huang, National Tsing Hua University, TW  
W. Jone, University of Cincinnati, US  
A. Joshi, Boston University, US  
P. Joshi, Cadence, US  
A. Kanuparthi, Intel Corporation, US  
N. Karimi, NYU Polytechnic, US  
R. Karri, NYU Polytechnic, US  
M. Kermani, Rochester Inst. Technology, US  
Y. Kim, Northeastern University, US  
I. Koren, Univ. of Massachusetts-Amherst, US  
R. Leveugle, TIMA, FR  
H. Li, Chinese Academy of Science, CN  
F. Lombardi, Northeastern University, US  
C. Metra, University of Bologna, IT  
A. Miele, Politecnico di Milano, IT  
N. Namba, Chiba University, JP  
N. Nicolici, McMaster University, CA  
C. Nicopoulos, University of Cyprus, CY  
M. Ottavi, Univ. of Rome "Tor Vergata", IT  
N. Park, Oklahoma State University, US  
A. Paschalis, University of Athens, GR  
Z. Peng, Linkoping University, SE  
W. Pleskacz, Warsaw Univ of Technology, PL  
I. Polian, University of Passau, DE  
I. Pomeranz, Purdue University, US  
M. Psarakis, University of Piraeus, GR  
P. Rech, UFRGS, BR  
S. Reda, Brown University, US  
S. Reddy, University of Iowa, US  
P. Reviriego, Universidad Nebrija, ES  
D. Rossi, University of Southampton, UK  
F. Salice, Politecnico di Milano, IT  
Y. Sazeides, University of Cyprus, CY  
M. Schölzel, Universität Potsdam / IHP, DE  
S. Shazli, EMC Corporation, US  
O. Sinanoglu, N.Y.U. Abu Dhabi, AE  
V. Sridharan, AMD, US  
M. Tehranipoor, University of Connecticut, US  
C. Thibeault, Ecole de Tech. Supérieure, FR  
N. Touba, University of Texas at Austin, US  
S. Tragoudas, S. Illinois Univ Carbondale, US  
L. Wang, University of Connecticut, US  
X. Wen, Kyushu Institute of Technology  
D. Xiang, Tsinghua University, CN  
Q. Yu, University of New Hampshire, US

## Call for Papers

DFT is an annual Symposium providing an open forum for presentations in the field of defect and fault tolerance in VLSI and nanotechnology systems inclusive of emerging technologies. One of the unique features of this symposium is to combine new academic research with state-of-the-art industrial data, necessary ingredients for significant advances in this field. All aspects of design, manufacturing, test, reliability, and availability that are affected by defects during manufacturing and by faults during system operation are of interest. Topics include (but are not limited to) the following:

**1. Yield Analysis and Modeling:** Defect/Fault analysis and models; statistical yield modeling; critical area and metrics.

**2. Testing Techniques:** Built-in self-test; delay fault modeling and diagnosis; testing for analog and mixed circuits; signal and clock integrity.

**3. Design For Testability in IC Design:** FPGA, SoC, NoC, ASIC, microprocessors.

**4. Error Detection, Correction, and Recovery:** Self-testing and self-checking solutions; error-control coding; fault masking and avoidance; recovery schemes, space/time redundancy; hw/sw techniques.

**5. Dependability Analysis and Validation:** Fault injection techniques and environments; dependability characterization.

**6. Repair, Restructuring and Reconfiguration:** Repairable logic; reconfigurable circuit design; DFT for on-line operation; self-healing.

**7. Defect and Fault Tolerance:** Reliable circuit/system synthesis; radiation hardened and/or tolerant processes & design; design space exploration for dependable systems, transient/soft faults and errors.

**8. Totally Fail-Safe Design for Critical Applications:** Methodologies and case study applications to automotive, railway, avionics, industrial control, biomedicine, space and smart power networks.

**9. Emerging Technologies:** Techniques for CNTs, QCA, DNA, RTDs, SETs, molecular devices and self-assembly.

**10. Hardware security:** Fault attacks, fault tolerance-based counter-measures, Scan-based attacks and counter-measures, hardware trojans, security vs reliability trade-offs, interaction between VLSI test, trust, and reliability.

**Paper Submission:** Prospective authors are invited to submit original and unpublished contributions. Two types of submissions are possible: (i) regular papers (6 pages - with the opportunity to purchase 2 additional ones), and (ii) short papers (4 pages) to be presented as posters. Both types will be included in the symposium proceedings and should adhere to the IEEE conference template, 2-columns style (available on conference web site), and submitted as PDF file, electronically. Please refer to the symposium web page for updated information.

We are also interested in panel sessions that involve industrial experiences: please send an email to the Program co-Chairs with a brief description (1 page max) of the proposed panel.

**Paper Publication:** Only original, unpublished work will be accepted, for regular or poster presentation at the symposium. Proceedings will be published by the *IEEE Computer Society* and will appear in the *Digital Library*. Furthermore, selected papers will be considered for a special issue/section of *IEEE Transactions on Emerging Topics in Computing* (confirmed).

**Best Paper Award:** All papers will be considered for the *DFTS 2015 Best Paper Award*.

**Author Registration:** Every accepted paper MUST have at least one *full* paid registration by the time the camera-ready paper is submitted for inclusion in the proceedings, and the author is expected to attend the Symposium and present the paper.

Prospective authors should adhere to the following deadlines:

**Abstract Submission deadline:** May 8<sup>th</sup>, 2015  
**Paper Submission deadline (extended):** May 18<sup>th</sup>, 2015  
**Notification of acceptance (extended):** July 13<sup>th</sup>, 2015  
**Camera ready full papers:** August 7<sup>th</sup>, 2015

For general information, contact the General co-Chairs. For paper submission information, contact the Program co-Chairs. For all updated information, visit our web page.

Sponsored by:

