

## Wednesday October 2 @ ESA-ESTEC

8:00 – 9:00am	<b>Breakfast and Registration</b>
9:00 – 9:30am	<b>Opening Address</b>
	Dependable Electronics systems in space, ESA's view by <i>Dr. Riccardo De Gaudenzi, ESA</i>
9:30 – 10:30am	<b>Keynote #1</b>
	RowHammer and Beyond by <i>Onur Mutlu, ETH Zurich</i>
10:30 – 10:45am	<b>Coffee Break</b>
10:45 – 12:00pm	<b>Session #1: Accelerators</b>
	<u>Chair: Said Hamdioui, TU Delft</u>
S1-1	Reliability Evaluation of Polyphase-filter based Decimators implemented on SRAM-FPGA <i>Z. Gao, L. Yan, T. Yan and P. Reviriego</i>
S1-2	Scatter Scrubbing: A Method to Reduce SEU Repair Time in FPGA Configuration Memory <i>M. Mousavi, H. R. Pourshaghaghi, A. Kumar and H. Corporaal</i>
S1-3	Efficient Error-Tolerant Quantized Neural Network Accelerators  <i>G. Gambardella, J. Kappauf, M. Blott, C. Doebring, M. Kumm, P. Zipf and K. Vissers</i>
12:00 – 1:00pm	<b>Special Session #1: Rebooting Computing</b>
SS1-1	<u>Organisers: A. Bosio, I. Vatajelu, S. Hamdioui</u> <u>Chair: Luigi Dilillo, LIRMM</u> Rebooting Computing: The Challenges for Test and Reliability <i>A. Bosio, I. O'Connor, G. Rodrigues, F. Lima, E.I. Vatajelu, G. Di Natale, L. Anghel, S. Nagarajan, M. Fieback and S. Hamdioui</i>
1:00 – 2:00pm	<b>Lunch</b>
2:00 – 3:45pm	<b>Session #2: Testing and fault tolerance</b>
	<u>Chair: Alberto Bosio, University of Lyon</u>
S2-1	State Encoding with Stochastic Numbers for Transient Fault Tolerant Linear Finite State Machines  <i>H. Ichihara, Y. Maeda, T. Iwagaki and T. Inoue</i>

- S2-2 Analog Test Interface for IEEE 1687 Employing Split SAR Architecture to Support Embedded Instrument Dependability Applications  
*J. Pathrose, L. van de Logt and H. Kerkhoff*
- S2-3 Detecting SEUs in Noisy Digital Imagers with small pixels  
*K. J. Coelho Silva Menes, G. H. Chapman, R. Thomas, I. Koren and Z. Koren*
- S2-4 A Low Capture Power Oriented X-filling Method Using Partial MaxSAT Iteratively  
*T. Hosokawa, K. Misawa, Y. Hirama, H. Yamazaki, M. Yoshimura and M. Arai*

3:45 – 4:15pm	<b>Coffee Break</b>
4:15 – 5:30pm	<b>Session #3: GPUs</b>
	<u>Chair: Giorgio Di Natale, TIMA – CNRS</u>
S3-1	Understanding of GPU Architectural Vulnerability for Deep Learning Workloads <i>D. Santoso and H. Jeon</i>
S3-2	Combining Cluster Sampling and ACE analysis to improve fault-injection based reliability evaluation of GPU-based systems <i>A. Vallero and S. Di Carlo</i>
S3-3	A Comprehensive Evaluation of the Effects of Input Data on the Resilience of GPU Applications <i>F. G. Previlon, C. Kalra, P. Rech and D. Kaeli</i>

## 5:30pm Welcome Cocktails

## Thursday October 3 @ ESA-ESTEC

8:30 – 9:30am	<b>Breakfast and Registration</b>
9:30 – 10:30am	<b>Keynote #2</b>
	Challenges in AI/ML for safety critical systems by <i>Riccardo Mariani, NVIDIA</i>
10:30 – 10:45am	<b>Coffee Break</b>
10:45 – 12:00pm	<b>Session #4: Parallel Processing</b>
	<u>Chair: Antonio Miele, Politecnico di Milano</u>

- S4-1 Simulating wear-out effects of asymmetric multicores at the architecture level  
*N. Fourris, C. Kotselidis and M. Lujan*
- S4-2 A Fault-Tolerant MPSoC For CubeSats  
*C. M. Fuchs, P. Chou, X. Wen, N. M. Murillo, G. Furano, S. Holst, A. Tavoularis, S.-K. Lu, A. Plaat and K. Marinis*
- S4-3 Increasing the Efficiency and Efficacy of Selective-Hardening for Parallel Applications  
*D.A. Gonçalves De Oliveira, P. Navaux, P. Rech*

12:00 – 1:00pm	<b>Poster Session</b>
	<u>Chair: Dr. Stefano Speretta, TU Delft</u>
P-1	Parity-Based Concurrent Error Detection Schemes for the ChaCha Stream Cipher <i>A. Zeh, M. Meier, and V. Rieger</i>
P-2	Low Redundancy Double Error Correction Spotty Codes Combined with Gray Coding for 64 Data Bits Memories of 4-bit Multilevel Cell <i>S. Liu, P. Reviriego, K. Namba, S. Pontarelli, L. Xiao and F. Lombardi</i>
P-3	Protecting Large Word Size Memories against MCUs with 3-bit Burst Error Correction <i>J. Li, P. Reviriego, L. Xiao and A. Klockmann</i>
P-4	A State Assignment Method to Improve Transition Fault Coverage for Controllers <i>M. Yoshimura, Y. Takeuchi, H. Yamazaki and T. Hosokawa</i>
P-5	Developing a Configurable Fault Tolerant Multicore System for Optimized Sensor Processing <i>M. Ulbricht, R. T. Syed and M. Krstic</i>
P-6	Evaluation of TMR effectiveness for soft error mitigation in SHyLoC compression IP implemented on Zynq SoC under heavy ion radiation <i>A. J. Sánchez-Clemente, Y. Barrios, L. Santos and R. Sarmiento</i>
P-7	CORE-VR: A Coherence and Reusability Aware Low Voltage Fault Tolerant Cache in Multicore <i>A. Choudhury and B. K. Sikdar</i>
P-8	On the Criticality of Caches in Fault-Tolerant Processors for Space <i>S. Di Mascio, A. Menicucci, G. Furano and C. Monteleone</i>

- P-9 On the Reliability of Convolutional Neural Network Implementation on SRAM-based FPGA  
*B. Du, S. Azimi, C. De Sio, L. Bozzoli and L. Sterpone*

1.00 - 2.00pm	<b>Lunch</b>
2.00 – 2.45pm	<b>Poster Session, continue</b>
2.45 – 3.15pm	<b>Coffee Break</b>
3:15 – 4:30pm	<b>Session #5: Security and Verification</b>  <u>Chair: P. Reviriego, Univ. Carlos III de Madrid</u>
	S5-1 Preventing Scan Attack through Test Response Encryption <i>S. Ahlawat, J. Tudu, M.S. Gaur, M. Fujita, and V. Singh</i>
	S5-2 Co-relation Scan Attack Analysis (COSAA) on AES: A Comprehensive Approach <i>D. Ray, S. Singh, S. S. Ali and S. Biswas</i>
	S5-3 Protecting RSA Hardware Accelerators against Differential Fault Analysis through Residue Checking <i>A. Lasheras, R. Canal, E. Rodríguez and L. Cassano</i>
5:00 – 10:00pm	<b>Social Event and Dinner</b>

### Friday October 4 @ TU Delft

8:30 – 9:30am	<b>Breakfast and Registration</b>
9:30 – 10:30am	<b>Keynote #3</b>  From Cross-Layer Resilience for On-Chip Systems to Robust Machine Learning by <i>Muhammad Shafique, TU Wien</i>
10:30 – 10:45am	<b>Coffee Break</b>
10:45 – 12:00pm	<b>Session #6: Memories</b>  <u>Chair: Adrian Evans, CEA LETI</u>
	S6-1 High Performance Memory Repair  <i>F. Merchant, A. Devarajan, A. Basu, D. Ashen, B. Yelton and P. Joshi</i>

- S6-2 Predicting Single Event Upsets in DRAM  
*D. Kline Jr, S. Longofono, R. Melhem, A. Jones*
- S6-3 Scalable and Configurable Multi-Chip SRAM in a Package for Space Applications  
*A. Simevski, P. Skoncej, C. Calligaro, M. Krstic*

12:00 – 1:00pm	<b>Lunch</b>
1:00 – 2:00pm	<b>Special Session #2: Autonomous Systems</b>

- Organisers: M. Jenihhin, Matteo S. Reorda  
Chair: Paolo Rech, LANL / UFRGS
- SS2-1 Challenges of Reliability Assessment and Enhancement in Autonomous Systems  
*M. Jenihhin, M. S. Reorda, A. Balakrishnan and D. Alexandrescu*
- SS2-2 On-line Testing for Autonomous Systems driven by RISC-V Processor Design Verification  
*A. Ruospo, R. Cantoro, E. Sanchez, P. D. Schiavone, A. Garofalo and L. Benini*
- SS2-3 HYPERSDF: a highly reliable platform for data fusion in autonomous driving applications  
*M. Violante, L. Bongiovanni, R. Groppo and P. Santero*

2:00 – 3:15pm	<b>Session #7: Memories</b>
	<u>Chair: Prashant Joshi, Intel</u>


- S7-1 Effects of Heavy Ion and Proton Irradiation on a SLC NAND Flash Memory  
*L. M. Luza, A. Bosser, V. Gupta, A. Javanainen, A. Mohammadzadeh and L. Dilillo*
- S7-2 Fault tolerant photovoltaic array: a repair circuit based on memristor sensing  
*L. Gnoli, G. Carnicelli, A. Parisi, U. Luca, S. I. P. Ibarra, B. Kabashi, F. Michieletti, M. Graziano, M. Vacca, M. Jimson and M. Ottavi*
- S7-3 Testing of In-Memory-Computing 8T SRAMs  
*T.-L. Tsai, J.-F. Li, C.-L. Hsu and C.-T. Sun*

3:15 – 3:30pm	<b>Closing Remarks</b>
3:30pm	<b>Drinks</b>

Best paper candidate: 

## Program of the

### 32th IEEE Int. Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems



ESA-ESTEC & TU Delft,  
The Netherlands

October 2–4, 2019

Sponsored by:

